## Performance of the new Amplifier-Shaper-Discriminator chip for the ATLAS MDT Chambers at the HL-LHC

H. Kroha\*1, S. Abovyan<sup>1</sup>, A. Baschirotto<sup>2</sup>, V. Danielyan<sup>1</sup>, M. Fras<sup>1</sup>, F. Müller<sup>1</sup>, S. Nowak<sup>1</sup>, F. Resta<sup>2</sup>,

M. De Matteis<sup>2</sup>, R. Richter<sup>1</sup>, K. Schmidt-Sommerfeld<sup>1</sup>, Y. Zhao<sup>1</sup> <sup>1</sup>Max-Planck-Institut für Physik, Munich <sup>2</sup>Univ. of Milano-Bicocca, Physics Department, Milano, Italy

*Abstract*—The Phase-II Upgrade of the ATLAS Muon Detector requires new electronics for the readout of the MDT drift tubes. The first processing stage, the Amplifier-Shaper-Discriminator (ASD), determines the performance of the readout for crucial parameters like time resolution, gain uniformity, efficiency and noise rejection. An 8-channel ASD chip, using the IBM 130 nm CMOS 8RF-DM technology, has been designed, produced and tested. The area of the chip is 2.2 x 2.9 square mm size. We present results of detailed measurements as well as a comparision with simulation results of the chip behaviour at three different levels of detail.

The HL-LHC at CERN will operate at peak luminosities of a factor 5 7.5 beyond the nominal value of  $10^{34}$  cm<sup>-2</sup>s<sup>-1</sup>. The high luminosity is a challenge for the readout system of the Monitored Drift Tube chambers (MDT) in the ATLAS Muon Spectrometer in two respects. Higher hit rates, mainly due to increased cavern background, drive data transmission to the rear end electronics to the limit of available bandwidth. In addition, the new operating parameters of the L1 trigger latency up to 60  $\mu$ s and trigger rates up to 400 kHz - call for a replacement of the entire readout chain of the MDT chambers.

In this process of renewing the MDT readout, particular attention must be given to the first stage of the readout chain, the Amplifier with Shaping network and Discriminator (ASD). This stage determines critical quantities, like signal risetime, signal-to-noise performance and threshold uniformity among the 8 channels of the chip, which are decisive for system parameters like spatial resolution of the track coordinates (represented by the drift time in the MDT tubes) and tracking efficiency.







Fig. 2: (a) Delta pulse response of the ASD. Horiz/vert.scale: 20 ns/100 mV. (a) Shaped signal at two different amplitudes and corresponding output in ADC mode. The length of the output is a measure of the charge of the pulse amplitude. Horiz./vert. scale: 50 ns/ blue: 100 mV,red: 400 mV.

To cope with these requirements, a chip was developed in the IBM 130 nm CMOS 8RF-DM technology. The design contains a preamplifier, three shaping stages and a discriminator (see Fig. 1). The chip can be operated in two output modes, the time-over-threshold (ToT) and the ADC mode. In the ADC mode, implemented as a Wilkinson ADC, the time elapsed between leading and trailing edge is proportional to the the charge inside a predefined integration window of about 15 ns, which is an approximate measure of the amplitude of the initial signal triggering the discriminator. The ADC information allows to apply a slewing correction to the time of threshold crossing (measurement of the drift time) and is



Fig. 3: Simulated delta pulse response of the New ASD and ADC response.



Fig. 4: Simulated delta pulse response of the New ASD and ADC response.

useful for monitoring the stability of the gas gain and other operational parameters over extended periods. The size of this 8-channel chip is  $2.2 \times 2.9 \text{ mm2}$ .

We present measurements of crucial performance parameters of the chip like signal rise time, signal-to-noise, uniformity of signal gain and threshold among the 8 channels. The hysteresis of the discriminator is presented as well as the linearity of the ADC w.r.t. the incoming signal. As an example, the measured pulse shape behind the third shaping stage (D3 in Fig. 1) is shown in Fig. 2a. The Fig. 2b shows the same signal at two amplitudes together with the output response in the ADC mode.

The measured quantities are compared to the results of detailed simulation work, done before the submission of the chip. Fig. 3 shows the simulated pulse shape (top) and the resulting output in ADC mode (bottom). The middle track shows the voltage on the internal storage capacitor, where the charge in the integration window is stored at the beginning of the cycle. Fig. 4 shows the layout of the 8-channel chip and the internal structure of the chip, respectively.

The critical influence of stray capacitances on the peaking time of the signal will be discussed in more detail in the presentation, demonstrating how details of the preamplifier layout may be decisive for the performance of the final chip.